The mechanism of hot-carrier-induced degradation in n-type lateral diffused metal-oxidesemiconductor ͑LDMOS͒ transistors is investigated. Experimental data reveal that hot-electron injection induced interface state generation in channel region is the main degradation mechanism. Since gate current ͑I g ͒ consists mainly of electron injection, I g correlates well with device degradation. As a result, a lifetime prediction method based on I g is presented for the purpose of projecting hot-carrier lifetime in LDMOS transistors. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.2947588͔
Lateral diffused metal-oxide-semiconductor ͑LDMOS͒ transistors have been widely used in many integrated smartpower applications because of their compatibility with standard complementary metal-oxide-semiconductor ͑CMOS͒ process. Because LDMOS devices are usually operated under high voltages, hot-carrier-induced degradation may become a serious reliability concern. To achieve a wide variety of high-voltage applications, LDMOS devices differ in device design significantly. Thus, hot-carrier-induced degradation in LDMOS transistors is more complicated than that in low-voltage metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒. Several papers have reported that the degradation behavior in LDMOS transistors is quite different from that in MOSFETs. [1] [2] [3] [4] [5] To evaluate hot-carrier reliability of the device, it is crucial to identify the degradation mechanism and predict hot-carrier lifetime of the device. In this letter, hot-carrier-induced degradation in n-type LDMOS transistors is investigated. Experimental results reveal that device degradation is induced by interface state ͑N it ͒ generation resulting from hot-electron injection in channel region. In addition, gate current ͑I g ͒ correlates well with device degradation. Finally, a lifetime prediction method based on I g is presented for the purpose of projecting hot-carrier lifetime in our LDMOS devices.
The schematic cross section of the n-type LDMOS transistor used in this letter is shown in Fig. 1 . This device is fabricated with a modified 0.25 m CMOS process and features a n − drift region near the drain. The channel region ͑L ch ͒ and drift region ͑L dr ͒ are indicated in the figure. L ch is about 0.5 m and L dr is roughly 0.7 m. The gate oxide thickness and width of the device are 30 nm and 20 m, respectively. The operational voltage of the device is 12 V for both drain voltage ͑V ds ͒ and gate voltage ͑V gs ͒. dc stressing under V ds = 13.2 V and various V gs ͑6, 9, and 12 V͒ is performed at room temperature. To evaluate hot-carrierinduced interface state generation ͑⌬N it ͒, charge pumping technique similar to the method proposed in Ref. 6 is carried out during stressing. The stress tests are interrupted periodically to measure the degradation of device parameters ͓in-cluding on-resistance ͑R on ͒ and maximum transconductance ͑G mmax ͔͒ and charge pumping current ͑I cp ͒. R on is measured under V ds = 0.1 V and V gs = 12 V, while G mmax is extracted under V ds = 0.1 V. Figure 2 shows substrate current ͑I sub ͒ and I g as a function of V gs for the device biased at V ds = 13.2 V. Only one I sub maximum occurs at V gs Ϸ V ds / 2, which is similar to the behavior in MOSFETs. I g increases monotonically and its maximum occurs at V gs = 12 V, indicating that more electrons are injected into gate as V gs increases. In Fig. 3 , R on and G mmax degradation as a function of V gs during stressing ͑6, 9, and 12 V͒ are examined for devices stressed under V ds = 13.2 V for 3000 s and two observations are found. First, the device stressed under higher V gs produces greater device degradation. This trend is different from that in MOSFETs, where hot-carrier-induced degradation is closely related to I sub and the device with larger I sub is expected to produce greater device degradation. [7] [8] [9] [10] However, data in Fig. 3 show that the V gs to produce the most device degradation ͑V gs =12 V͒ matches with the V gs to produce I g maximum rather than the V gs to produce I sub maximum. Such a result suggests that I g is a potential monitor to judge the severity of device degradation. Second, under the same V gs during stressing, G mmax degradation is much greater than R on degradation. Such a result reveals that hot-carrier-induced damage is mainly located in channel region rather than n − drift region since G mmax degradation is attributed to the decrease in channel mobility caused by ⌬N it in Si/ SiO 2 interface. 
where ⌬I cp is hot-carrier-induced increase in charge pumping current, f is the frequency of gate pulse, W is polygate width, and L cp is the length of region where interface states are probed, i.e., L ch or L dr . The extracted ⌬N it data reveal that ⌬N it is significant in channel region, while ⌬N it is small in drift region. Such a result is consistent with data analysis in Fig. 3 that hot-carrier-induced damage is mainly located in channel region. Figure 4 shows R on and G mmax degradation as a function of ⌬N it in channel region for the devices in Fig. 3 . The device with greater ⌬N it is stressed under higher V gs . As V gs increases, more electrons are injected into gate, resulting in more ⌬N it . The good correlation between device degradation and ⌬N it in Fig. 4 indicates that ⌬N it created by hotelectron injection in channel region is responsible for device degradation. For LDMOS devices, R on is a critical device parameter in terms of device performance. To evaluate the reliability of the device, finding a prediction method to project R on lifetime ͑͒ is necessary. Since the degradation mechanism in our LDMOS device is hot-electron injection in channel region and I g consists mainly of electron injection, it is intuitive to infer that I g correlates well with device lifetime. To confirm the above argument, Fig. 5 shows ͑ ϫ I d ͒ as a function of ͑I g / I d ͒ for devices with various L ch and L dr ͑L ch = 0.5-0.7 m and L dr = 0.6-1.0 m͒ under different stress conditions ͑V ds = 13.2 V, V gs = 6 and 12 V͒. is defined as the time needed to reach 10% of R on degradation using powerlaw extrapolation. As seen in Fig. 5 , data can be fitted to a straight line with a slope of −1.26 for both stressing V gs . Such a result can be further analyzed by the following quantitative analysis. Using a procedure similar to the model for hot-electron effects proposed by Hu et al., 10 the following three equations can be obtained:
where C 1 , C 2 , and C 3 are technology-dependent parameters, ig is the energy required to create gate current, it is the energy needed to create interface state, is hot-electron mean-free path, and E m is the maximum channel electric field. From Eq. ͑4͒, the physical meaning of the slope in trons to be injected to gate oxide͒ and the slope in Fig. 5 , one can derive it = 3.1 eVϫ 1.26= 3.9 eV, which is close to the value ͑3.7 eV͒ obtained by Hu et al. 10 Such a quantitative agreement confirms that ⌬N it created by hot-electron injection in channel region is the major degradation mechanism in our device. In addition, Eq. ͑4͒ can be used to predict hotcarrier lifetime of the device. In this letter, the mechanism and lifetime prediction method for hot-carrier-induced degradation in LDMOS transistors are discussed. Experimental results indicate that hotelectron injection induced N it generation in channel region is responsible for device degradation. Since I g consists mainly of electron injection, I g correlates well with device degradation. Finally, a lifetime prediction method based on I g is presented. Such a method is useful in projecting hot-carrier lifetime of LDMOS devices. 
